


FIG. 1A



150




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B




FIG. 6A




FIG. 6B




FIG. 6C




FIG. 6D

20-bit ISA

39	19
0	0
0	1
1	0
1	1

20-bit parallel  
 20-bit serial  
 40-bit extended  
 20-bit serial

Control () Control  
 Control # Control  
 DSP extensions/Shadow  
 DSP # DSP

DSP instructions

39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20																				
Multiply	1	0	0	PS	S'	SX		SY		V/S	SA	DA	Sub-op							
	da=sx*sy												0	0	0	Nop				
	da=(sx*sy)+sa												0	0	1	Add				
	da=(sx*sa)+sy												0	1	0	Add				
	da=(sx*sy)+sa												0	1	1	Sub				
	da=(sx*sa)+sy												1	0	0	Sub				
	da=min(sx*sy,sa)												1	0	1	Min				
	da=min(sx*sa,sy)												1	1	0	Min				
	da=max(sx*sy,sa)												1	1	1	Max				
Add	1	0	1	PS	+/-	SX		SY		V/S	SA	DA	Sub-op							
	da=sx+sy												0	0	0	Nop				
	da=sx+sy+sa												0	0	1	Add				
	da=sx+sy: sa=sx+sy:												0	1	0	AddSub				
	da=(sx+sy)*sa												0	1	1	Mul				
	da=-(sx+sy)*sa												1	0	0	MulN				
	da=min(sx+sy,sa)												1	0	1	Min				
	da=max(sx+sy,sa)												1	1	0	Max				
	da=ssum(sa) (sx,sy unused)												1	1	1	CombAdd				
Extremum	1	1	0	PS	x/n	SX		SY		V/S	SA	DA	Sub-op							
	da=extl(sx,sy)												0	0	0	Nop				
	da=ext(sx,sy,sa)												0	0	1	Ext				
	da=ext(sx,sa)*sy												0	1	0	Mul				
	da=-ext(sx,sa)*sy												0	1	1	MulN				
	da=ext(sx,sa)+sy												1	0	0	Add				
	da=ext(sx,sa)-sy												1	0	1	Sub				
	ext(sa,da) ?1=sx,tr=sy,lcs=lc												1	1	0	amax				
type-match	1	1	0	PS	0	SX		SY		x	x	x	1	1	1					
	1	1	0	PS	1	SX		Type		x	ereg		1	1	1	Permute				
Reserved	1	1	1	PS	x	SX		SY		SA	DA	V/S	Sub-op							

FIG. 6E-1



### Control and specifier Extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Mul	0	Pred	PL	Sxt	Syt	Rnd		S'	S'	S'	0	SA	DA	abs	0	0				
							Lt													
							Gx													
Add	0	Pred	PL	Sxt	Syt	Lt	Sub-ext	0	SA	DA	abs	0	0							
							+/-+/-+/- x													
							x V/S Rnd Fp													
							tr/ctl Gx Fp													
Ext	0	Pred	PL	Sxt	Syt	tr-ctl	Gx	Sub-ext	0	SA	DA	abs	0	0						
								Lt Fp												
								Rnd V/S												
	0	Pred	PL	Sxt	Syt		Pctl1	0	ereg	Pctl	0	0								

Add/Sub  
min/max

Nop (uadd)  
Mul/MulN  
Min/Max

Add/sub  
Mul

### Type/offset/permute extensions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	Pred	PL	x	Type: SX	Type: SY	0	SA	DA	x	0	1								
	0	Pred	PL	Psx	Permute: SX	Permute: SY	0	SA	DA	Psy	1	0								
	0	Pred	1/R 1/R prX	Offset: SX	Offset: SY	0	SA	DA	prY	1	1									

Type override  
permute override  
Offset override

### Shadow DSP

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	Op	PL	op	ereg	ereg	1	SA	DA	Sub-op										

FIG. 6E-2

# Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
add,sub	L	Pred	0	0	0			RX										RZ		+/-	0	
max,min	L	Pred	0	0	0			RX										RZ		X/N	1	
Shift	L	Pred	0	0	1			RX										RZ		UI2	R/L	<Bit1,Bits9-6>
Logic	L	Pred	0	1	0			RX										RZ		&	&1	==UI5 (Shift
Mux	L	Pred	0	1	1			RX										RZ		Pd	0	Amount)
mov	L	Pred	0	1	1			RX							Rxt	Dzt	0	0	0	0	1	
addi	L	Pred	0	1	1			SI4							x	x	1	0	0	0	1	
mov2erg	L	Pred	0	1	1			RX			unit	ereg			qd	type	1	0	1			
l.dm	L	Pred	0	1	1			RX							DZ1			DZ2		1	1	
Set4bits	L	Pred	1	0	0			UI4:POS							Rzt			UI4		0		
Set2bits	L	Pred	1	0	0			UI4:POS							Rzt		UI2	0	0	1		
Setbit	L	Pred	1	0	0			UI4:POS							Rzt	UI1 UI1	1	0	1			<Bit3,Bits13-10>==UI5 POS
Movi	L	Pred	1	0	0					SI8								RZ		1	1	
Jmp	L	Pred	1	0	1					SI9						0		PRED	0	0		
Call	L	Pred	1	0	1					SI9						1		PRED	0	0		
Loop	L	Pred	1	0	1			UI5:Lcount							UI5:Lsize			UI2:Lst	0	1		
Jmpi	L	Pred	1	0	1			RX			x	x	x	x	x	0		PRED	1	0		
Calli	L	Pred	1	0	1			RX			x	x	x	x	x	1		PRED	1	0		
Loopi	L	Pred	1	0	1			RX			x				UI5:Lsize			UI2:Lst	1	1		
Test	L	Pred	1	1	0			RX						RY			PZ		=,<,>	0		
Testbit	L	Pred	1	1	0			RX						UI5			PZ		B	0	1	
Andp, orp	L	Pred	1	1	0			Pa		Pb				Pc			PZ		&	1	1	
Load	L	Pred	1	1	1			MX						RZ			Ext		0	0	0	
Store	L	Pred	1	1	1			MZ						RZ			Ext		1	0	0	
eLoad	L	Pred	1	1	1			MX						RY		1	1	1	0	0	0	
eStore	L	Pred	1	1	1			MZ						RY		1	1	1	1	0	0	
Extended	L	Pred	1	1	1									Bits 27:16						1	0	
Logic2	L	Pred	1	1	1			RX						RY/RZ		Rxt	Ryt	&1,&1!	0	1		
mov-erg	L	Pred	1	1	1			unit	ereg					RZ		qd	Sft	0	1	1		
Crb	L	Pred	1	1	1			RX						RZ		s/m	0	0	1	1	1	
Panty	L	Pred	1	1	1			RX						PZ	0/E	0	1	0	1	1	1	
Stm	L	Pred	1	1	1			MZ						RX		1	1	0	1	1	1	
Abs	L	Pred	1	1	1			RX						RZ		0	0	1	1	1	1	
Neg	L	Pred	1	1	1			RX						RZ		0	1	1	1	1	1	
Div-step	L	Pred	1	1	1			RX						RZ		1	0	1	1	1	1	
Test&Set	L	Pred	1	1	1			RX						PZ		0	1	1	1	1	1	
Reserved	L	Pred	1	1	1							0	0	1	1	1	1	1	1	1	1	
Return	L	Pred	1	1	1			Pred		-ctl	0	1	0	1	1	1	1	1	1	1	1	
Zero-ac	L	Pred	1	1	1			ac #			1	1	0	1	1	1	1	1	1	1	1	
eSync	L	Pred	1	1	1			RZ			0	1	1	1	1	1	1	1	1	1	1	
Swi	L	Pred	1	1	1			UI3	0		1	1	1	1	1	1	1	1	1	1	1	
Nop	L	Pred	1	1	1			UI3	1		1	1	1	1	1	1	1	1	1	1	1	

FIG. 6F

Extended Control

Bits 13:2 of upper half (39:20)																			
13	12	11	10	9	8	7	6	5	4	3	2	19	18	17	16	15	14	13	12
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ		RZ	
RX		RZ		R															




FIG. 6H-I

[illegible]

Immediate:																																							
39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group		op	DZ					Imm32																															
Group		opcode	SX					DZ					Subop					Imm16																					

[illegible]

Branch:		39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	Pred	opcode										Imm20																													

FIG. 6H-2

7-bit specifier Parallel Store, Parallel Load in DSP instructions

6	5	4	3	2	1	0
M/R						
0	0	0	SPR s0-s15			
0	0	1	reserved			
0	1	0	ac-names			
0	1	1	gpr: r0-r15			
1	0	ptr: (r0) to (r15)				off
1	1	offset: U4				off

Mem[ptr]||ptr +=idx  
Mem[ptr + idx] ptr-p14,p15  
Always postupdate  
Always postupdate

6-bit specifier DSP instructions

5	4	3	2	1	0
M/R					
0	0	ac-names			
0	1	gpr: r0-r15			
1	ptr: (r0) to (r15) off				

Always postupdate

5-bit specifier RISC instructions

4	3	2	1	0
---	---	---	---	---

0	spr: s0-s15
1	gpr: r0-r15

4-bit specifier

3	2	1	0
---	---	---	---

RISC instructions  
20-bit DSP instructions  
20-bit Shadow DSP instructions

gpr: r0-r15
ptr: (r0-r7) off
ereg

AP

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
type		permute		CB	idx1: U3 (0-7)	Si5 (-16to15)										pl															

FIG. 6I-I

ac-names

3	2	1	0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

A0 (use type, SIMD)  
 A1  
 T  
 TR  
 A00 (unit 0)  
 A10  
 T0  
 TR0  
 SX1  
 SX1s  
 SX2  
 SX2s  
 SY1  
 SY1s  
 SY2  
 SY2s

SPR:

gpr-type  
 ereg type  
 fu-ctl  
 pls-ctf  
 cb-ctl  
 loop-ctl  
 pcr  
 status

ereg names

3	2	1	0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

A0  
 A1  
 T  
 TR  
 PPO  
 Aout  
 PP1  
 Dout  
 SX1  
 SX1s  
 SX2  
 SX2s  
 SY1  
 SY1s  
 SY2  
 SY2s

FIG. 6I-2




FIG. 7